

# TDT4160

# Datamaskiner Grunnkurs




# 2008

Gunnar Tufte

# I dag

- Kva er inni 8051, P4 og UltraSparc
- Digital logic level (start kapitel 3)
  
- **VIKTIG MELDING**
  - Alle som har brukt NTNU-passord for AoC pålogging må skifte passord (NTNU-passord)
  
  - Meir info om dette, sjå it's learning


# Skal sjå på Intel 8051, P4 and UltraSparc



# Intel 8051 mikrokontroller

## 8051

- Mikrokontroller
- Programvare er typisk fast og lagret i ROM
  - 8051: 4 KB
- ROM = Read Only Memory
- Lite, skrivbart minne
  - 8051: 128 bytes
- Treg men billig!



# 5 Intel 8051 mikrokontroller





Figure 1. MCS<sup>®</sup> 51 Microcontroller Architectural Block Diagram

# Pentium 4



- Intels nyeste og siste(?) x86-prosessor
  - Kan utføre programmer skrevet for 8086, 80286, ...
  - Intel derfor ikke fri til å lage en ny ISA, P4s ISA må omfatte alle instruksjoner fra eldre prosessorer
  - Men: Lavere nivåer er veldig annerledes
  - Oversetter x86-instr. til enklere instr. før utføring!
- Har nå fått problemer med varmeutviklingen
  - Mindre transistorer, større klokkefrekvens, mer strøm
  - 115 Watt på svært liten overflate
  - Dermed: Heller flere CPU på en chip enn raskere CPU

# Pentium 4




# UltraSPARC III

- Fundamentalt annen ISA enn Pentium 4
  - RISC: Reduced Instruction Set Computer
  - P4 – CISC: Complex Instruction Set Computer
- Arkitektur laget av Sun Microsystems (1987)
  - Selve brikkene produsert av andre
- UltraSPARC er 64 bits prosessor
  - 64 bits registre
  - ALU utfører beregninger på 64 bit i slengen
  - 64 bits adresser til minne



# 9 UltraSPARC III



# P4, UltraSparc III og 8051

- P4 og UltraSPARC III
  - Superscalar
    - Mange pipelines
    - Seperat integer og flyttal einheitar
    - Djupe pipelines
  - Mange eksterne Adr/data pinnar
    - Kan adressere heile ord
    - Seperat data / adresse buss
  - Cache
    - L1, L2, insruksjon, data
  - Avansert kø for instruksjonsutførelse
    - Branche predictor
    - Out of order insruksjon execution
  - **Kraftig, stor, dyr, komplisert, stort effektforbruk**
- 8051
  - Enkel arkitektur
    - Ein / ingen pipeline
    - Ikkje flyttal
  - Lite adresse område
    - Delt adr/data buss
    - Adresserar 8 eller 4 bit
  - Generelle portar
    - Fleksibelt grensesnitt
  - Treg, liten, enkel, lite effekt forbruk

# P4, UltraSparc III oq 8051






Figure 1. MCS<sup>®</sup> 51 Microcontroller Architectural Block Diagram




REED

# Liten test 1

- Kva nytt var det von Neumann arkitekturen innførte?
  - A: Hierarki i minne (Memory hierarchy")
  - B: Program lagra i minne ("stored program computer")
  - C: Høgnivå programmeringsspråk
- Kva komponent(ar) er ein del av prosessorens "datapath"
  - A: ALU og Register,
  - B: Kontrollenheit
  - C: Program Counter registeret (PC) og Instruksjons registeret (IR)
- Kvar ligg i program teljar registeret (PC)
  - A: Adresse til instruksjon
  - B: Nummeret på instruksjonen som utføres
  - C: Peikar til dataminne
- Kva antal instruksjonar kan ein prosessor med eit 3 stegs samlebånd "pipeline" utføre kvar klokkeperiode (max)?, kva med 5 steg?
  - A: 1 instruksjon kvar klokkeperiode i begge tilfella
  - B: 3 instruksjonar for 3 steg og 5 instruksjonar for 5 steg
  - C: 3 instruksjonar for 3 steg og 5/3 instruksjonar for 5 steg


# Kapittel 3: Digital logic level



innovation and creativity


# Nivå 0: Digtalekretsar

- Fundamentale komponentar
  - AND, OR, NOT, NAND, NOR XOR porter
  - D-vipper for lagring av ett bit
- Samansette komponentar
  - Aritmetiske kretsar –
    - adderere, skiftere, ...
  - Dekodere
  - Multiplekser
  - Registre
    - 8, 16, 32, 64 vipper



# Digital logic level



- Kva og korleis








# Digital logic level

- Kva og korleis



# Digital logic level



- Kva og korleis



INNOVATION AND CREATIVITY


# Digital logic level

- Kva og korleis







# Digital logic level

- Kva og korleis





# Digital logic level

- Kva og korleis




# Digital logic level

- Kva og korleis









# Digital logic level

- Kva og korleis



# Kort repetisjon 3.0 -> 3.3.4

- Logiskede portar






# Kort repetisjon 3.0 -> 3.3.4


- Har no byggeklossar til å lage alle bolskefunksjonar

NAND




A	B	F
0	0	1
0	1	1
1	0	1
1	1	0




NOR



A	B	F
0	0	1
0	1	0
1	0	0
1	1	0





- Kan no lage alle dei andre (Boolsk algebra)



# Kort repetisjon 3.0 -> 3.3.4

- Kan lage kombinatoriske kretsar
  - Kretsar uten klokke eller sekvensielle eigenskapar
    - Decoders
    - Encoders
    - Multiplexers
    - Binary Adders
    - Binary Subtractors



- Eksempel kretsar: Multiplexer



# Kort repetisjon 3.0 -> 3.3.4



- Kan lage kombinatoriske kretsar
  - Kretsar uten klokke eller sekvensielle eigenskapar
    - Decoders
    - Encoders
    - Multiplexers
    - Binary Adders
    - Binary Subtractors

- Eksempel kretsar: Decoder



# Kort repetisjon 3.0 -> 3.3.4

- Kan lage kombinatoriske kretsar
  - Kretsar uten klokke eller sekvensielle eigenskapar
    - Decoders
    - Encoders
    - Multiplexers
    - Demultiplexers
    - Binary Adders
    - Binary Subtractors
- Eksempel kretsar: Full adder



# Kort repetisjon 3.0 -> 3.3.4

- Sekvensiellekretsar

- Kretsar med minne neste tilstand kan vere avhengig av tidligare tilstand (klokke og lager)
  - Minne (register)
  - Teljarar
  - Tilstandsmaskiner

- Eksempel kretsar: D-vippe (D latch) og Flip-flop


Lagrer en bit, basis byggekloss for minne

a) D-vippe, lagrer D når CK = 1


b) D-vippe, lagrer D når CK = 0

c) D-flip-flop, lagrer D på stigende klokkeflanke (0→1)


d) D-flip-flop, lagrer D på synkende klokkeflanke (1→0)




(a)




(b)



(c)



(d)




**NTNU**

Innovation and Creativity


# Kort repetisjon 3.0 -> 3.3.4

- Eksempel kretsar: 2-bits teljar (sekvensielkrets)




# Minne kretsar no er me på 3.3.4

- Eksempel krets: 8-bits minnebrikke




# 8-bits minnebrikke

- Upraktisk organisering
  - 20 pinner for 8 bit lagringskapasitet
- Hva da med hovedlager på 1GB?
  - 21 474 836 480 pinner...
- Kva kan vi gjøre?
  - Trenger ikke uavhengig tilgang til alle bit
  - Trenger ikke samtidig tilgang til alle bit







# 4 x 3 bit minne (4 ord på 3 bit)



# 4-Mbits minnebrikke



# Random Access Memory (RAM)

- Data kan aksesseres i tilfeldig rekkefølge
  - Direct Access Memory – harddisker
  - Serial Access Memory - bånd
- Krever strøm for å bevare innhold
- Statisk RAM
  - Matrise med D-flip-flop (= det vi har sett til nå)
  - 6 transistorer pr. bit
  - Dyrt, stort og raskt
- Dynamisk RAM
  - 1 transistor og 1 kondensator pr. bit
  - Billig, lite og "tregt"
  - Krever oppfrisking

# 4-Mbits minnebrikke

